



# Basics of Energy & Power Dissipation

*Lecture notes S. Yalamanchili, S. Mukhopadhyay and A. Chowdhary*



## Outline

---

- Basic Concepts
- Dynamic power
- Static power
- Time, Energy, Power Tradeoffs
- Activity model for power estimation
  - ❖ Combinational and sequential logic

---



(2)

- [http://en.wikipedia.org/wiki/CPU\\_power\\_dissipation](http://en.wikipedia.org/wiki/CPU_power_dissipation)
- [http://en.wikipedia.org/wiki/CMOS#Power: switching and leakage](http://en.wikipedia.org/wiki/CMOS#Power:_switching_and_leakage)
- <http://www.xbitlabs.com/articles/cpu/display/core-i5-2500t-2390t-i3-2100t-pentium-g620t.html>
- <http://www.cpu-world.com/info/charts.html>
- Goal: Understand
  - ❖ The sources of power dissipation in combinational and sequential circuits
  - ❖ Power vs. energy
  - ❖ Options for controlling power/energy dissipation

(3)


## Where Does the Power Go in CMOS?

- **Dynamic** Power Consumption
  - ❖ Caused by switching transitions → cost of switching state
- **Static** Power Consumption
  - ❖ Caused by leakage currents in the absence of any switching activity
- Power consumption per transistor changes with each technology generation
  - ❖ No longer reducing at the same rate
  - ❖ What happens to power density?



(4)

## n-channel MOSFET




- $V_{gs} < V_t$  transistor off -  $V_t$  is the threshold voltage
- $V_{gs} > V_t$  transistor on
- Impact of threshold voltage
  - ❖ Higher  $V_t$ , slower switching speed, lower leakage
  - ❖ Lower  $V_t$ , faster switching speed, higher leakage
- Actual physics is more complex but this will do for now!

(5)

## Abstracting Energy Behavior


- How can we abstract energy consumption for a digital device?
- Consider the energy cost of **charge transfer**



(6)

## Switch from one state to another

To perform computation, we need to switch from one state to another




The logic dictates whether a node capacitor will be charged or discharged.

(7)

## Dynamic Power



- Dynamic power is used in charging and discharging the capacitances in the CMOS circuit.



$C_L = \text{load capacitance}$



(8)

## Switching Delay




(9)

## Switching Delay



(10)

## Switching Energy



Energy drawn from supply:

$$E_{vDD} = \int_0^{\infty} i_{vDD}(t) V_{DD} dt = V_{DD} \int_0^{\infty} \frac{d(C_L v_{out})}{dt} dt = C_L V_{DD} \int_0^{V_{DD}} dv_{out} = C_L V_{DD}^2$$

Energy stored in capacitor:

$$E_C = \int_0^{\infty} i_C(t) v_{out} dt = \int_0^{\infty} \frac{d(C_L v_{out})}{dt} v_{out} dt = C_L \int_0^{V_{DD}} v_{out} dv_{out} = \frac{1}{2} C_L V_{DD}^2$$

$$\text{Energy dissipated in resistor: } E_R = E_{vDD} - E_C = \frac{1}{2} C_L V_{DD}^2$$


$$\text{Also, } E_R = \int_0^{\infty} i_R^2(t) R dt = \int_0^{\infty} i_R(t) \frac{V_{DD} - v_{out}}{R} R dt = \int_0^{\infty} \frac{d(C_L v_{out})}{dt} (V_{DD} - v_{out}) dt = \frac{1}{2} C_L V_{DD}^2$$

=> Independent of R

Energy dissipated per transition?

Courtesy: Prof. A. Roychowdhury (11)

## Power Vs. Energy




- Energy is a rate of expenditure of energy  
❖ One joule/sec = one watt
- Both profiles use the same amount of energy at different **rates** or power

(12)

## Dynamic Power vs. Dynamic Energy

- Dynamic power: consider the rate at which switching (energy dissipation) takes place




activity factor = fraction of total capacitance that switches each cycle

$$P_{dynamic} = \alpha \left( \frac{C_L}{2} \right) \cdot V_{dd} \cdot V_{dd} \cdot F$$

$$Delay = k \cdot C \frac{V_{dd}}{(V_{dd} - V_t)^2}$$

(13)

## Charge as a State Variable




For computation we should be able to identify if each of the variable (a,b,c,x,y) is in a '1' or a '0' state.

We could have used any physical quantity to do that

- Voltage
- Current
- Electron spin
- Orientation of magnetic field
- .....

All nodes have some capacitance associated with them



We choose **voltage** distinguish between a '0' and a '1'.




Logic 1: Cap is charged

Logic 0: Cap is discharged



(14)

## Higher Level Blocks



(15)

## Gate Power Dissipation

- Switching activity depends on the input pattern and combinational logic
- Consider a  $0 \rightarrow 1$  transition on the output of a gate

$$p_0 \times p_1$$

$\swarrow$  Probability gate output was 0       $\searrow$  Probability gate output is 1

$$p_0 = \frac{N_0}{2^n}$$

$$p_1 = \frac{N_1}{2^n}$$



$N_0$  = number of 0's in the truth table

**Example:**

(16)




## ALU Energy Consumption



- Can we count the number of transitions in each 1-bit ALU for an operation?
- Can we estimate static power?
- Computing per operation energy

(17)


## Closer Look: A 4-bit Ripple Adder



- Critical Path =  $D_{XOR} + 4 * (D_{AND} + D_{OR})$  for 4-bit ripple addder (9 gate levels)
- For an **N**-bit ripple addder
- Critical Path Delay  $\sim 2(N-1) + 3 = (2N+1)$  Gate delays
- Activity (and therefore power) is a function of the input data values!

(18)

## Implications



- What if I halved the frequency? →
- What if I lower the voltage? →
- How can I reduce the capacitance?


*We will see later that these two are interrelated!*

$$P_{dynamic} = \alpha \left( \frac{C_L}{2} \right) \cdot V_{dd} \cdot V_{dd} \cdot F$$

(19)

## Static Power

- Technology scaling has caused transistors to become smaller and smaller. As a result, static power has become a substantial portion of the total power.




← Gate Leakage  
 ← Junction Leakage  
 ← Sub-threshold Leakage

$$P_{static} = V_{dd} \cdot I_{static}$$

(20)

## Energy-Delay Interaction





- Delay **decreases** with supply voltage but energy/power **increases**

$$P_{dynamic} = \alpha \left( \frac{C_L}{2} \right) \cdot V_{dd} \cdot V_{dd} \cdot F$$

$$Delay = k \cdot C \frac{V_{dd}}{(V_{dd} - V_t)^2}$$

(21)

## Static Energy-Delay Interaction



$$Delay = k \cdot C \frac{V_{dd}}{(V_{dd} - V_t)^2}$$

- Static energy increases exponentially with decrease in threshold voltage
- Delay increases with threshold voltage

(22)

## Temperature Dependence

- As temperature increases static power increases<sup>1</sup>

$$P_{static} = V_{dd} \cdot N \cdot K_{design} \cdot I_{leakage}$$

Supply voltage
#Transistors
Technology  
Dependent
Normalized  
Leakage Current

$$I_{leakage} = F(Temp)$$

<sup>1</sup>J. Butts and G. Sohi, "A Static Power Model for Architects, MICRO 2000

(23)

## The World Today

- Yesterday → scaling to minimize time (max  $F$ )


$$P_{dynamic} = \alpha \left( \frac{C_L}{2} \right) \cdot V_{dd} \cdot V_{dd} \cdot F \quad \text{Delay} = k \cdot C \frac{V_{dd}}{(V_{dd} - V_t)^2}$$

- Maximum performance (minimum time) is too expensive in terms of power
  - ❖ Imaging scaling voltage by 0.7 and frequency by 1.5  
→ how does dynamic power scale?
- Today: trade/balance performance for power efficiency

(24)

## Factors Affecting Power

- Transistor size
  - ❖ Affects capacitance ( $C_L$ )
- Rise times and fall times (delay)
  - ❖ Affects short circuit power (not in this course)
- Threshold voltage
  - ❖ Affects leakage power
- Temperature
  - ❖ Affects leakage power
- Switching activity
  - ❖ Frequency ( $F$ ) and number of switching transistors ( $\alpha$ )



$$P_{dynamic} = \alpha \left( \frac{C_L}{2} \right) \cdot V_{dd} \cdot V_{dd} \cdot F \quad Delay = k \cdot C \frac{V_{dd}}{(V_{dd} - V_t)^2}$$

(25)

## Low Power Design: Options?

$$P_{dynamic} = \alpha \left( \frac{C_L}{2} \right) \cdot V_{dd} \cdot V_{dd} \cdot F \quad Delay = k \cdot C \frac{V_{dd}}{(V_{dd} - V_t)^2}$$


- Reduce  $V_{dd}$ 
  - ❖ Increases gate delay
  - ❖ Note that this means it reduces the frequency of operation of the processor!
- Compensate by reducing threshold voltage?
  - ❖ Increase in leakage power
- Reduce frequency
  - ❖ Computation takes longer to complete
  - ❖ Consumes more energy (but less power) if voltage is not scaled

(26)

## Example

	CPU P-state	Voltage (V)	Freq (MHz)
HW Only (Boost)	Pb0	1	2400
	Pb1	0.875	1800
SW-Visible	P0	0.825	1600
	P1	0.812	1400
	P2	0.787	1300
	P3	0.762	1100
	P4	0.75	900

AMD Trinity  
A10-5800 APU:  
100W TDP



(27)

## Optimizing Power vs. Energy



Thermal envelopes →  
minimize peak power



Maximize battery life → minimize energy





Example:

(28)


## Modeling Component Energy

- **Per-use** energies can be estimated from
  - Gate level designs and analyses
  - Circuit-level designs and analyses
  - Implementation and measurement
- There are various open-source tools for analysis
  - Mentor, Cadence, Synopsys, etc.



(29)

## Datapath Elements



- Can we measure (offline) the average energy consumed by each component?
- Can we measure (offline) the average energy consumed by each component?


(30)

## Simple Power Model for Processors

- Per instruction energy measurements
  - ❖ Permits a software model of energy consumption of a program
  - ❖ Execution time use to assess power requirements
- A first order model of energy consumption for software
  - ❖ A table of energy consumption per instruction
  - ❖ More on this later!

(31)

## What About Wires?



- We will not directly address delay or energy expended in the interconnect in this class
  - ❖ Simple architecture model: lump the energy/power with the source component

(32)



## Summary

---

- Two major classes of energy/power dissipation – static and dynamic
- Managing energy is different from managing power → leads to different solutions
- Technology plays a major role in determining relative costs
- Energy of components are often estimated using approximate models of switching activity

---

(33)

## Study Guide

---

- Explain the difference between energy dissipation and power dissipation
- Distinguish between static power dissipation and dynamic power dissipation
- What is the impact of threshold voltage on the delay and energy dissipation?
- As you increase the supply voltage what is the behavior of the delay of logic elements? Why?
- As you increase the supply voltage what is the behavior of static and dynamic energy and static and dynamic power of logic elements?

---

(34)



## Study Guide (cont.)

---

- Do you expect the 0-1 and 1-0 transitions at the output of a gate to dissipate the same amount of energy?
- For a mobile device, would you optimize power or energy? Why? What are the consequences of trying to optimize one or the other?
- Why does the energy dissipation of a 32-bit integer adder depend on the input values?
- If I double the processor clock frequency and run the same program will it take less or more energy?

---

(35)



## Study Guide (cont.)

---

- When the chip gets hotter, does it dissipate more or less energy? Why?
- How can you reduce dynamic energy of a combinational logic circuit?
- How can you reduce static energy of a combinational logic circuit?

---

(36)

- Dynamic Energy
- Dynamic Power
- Load capacitance
- Static Energy
- Static Power
- Time constant
- Threshold voltage
- Switching delay
- Switching energy