

A More Precise Model of Noise Based PCMOS Errors

Arun Bhanu, Mark S. K. Lau

School of Electrical and Electronic Engineering

Keck Voon Ling, Vincent J. Mooney III^{*}, and Anshul Singh⁺ *Also with Georgia Institute of Technology, USA ⁺With IIIT Hyderabad, India

Abstract. In this poster, we present a new model for characterization of probabilistic gates. While still not mainstream, probabilistic CMOS has the potential to dramatically reduce energy consumption by trading off with error rates on individual bits, e.g., least significant bits of an adder. Our contribution helps account for the filtering effect seen in noise based PCMOS in a novel way. The characterization proposed here can enable accurate multi-bit models based on fast mathematical extrapolation instead of expensive and slow HSPICE simulations.

I. What is probabilistic computing?

- Technology that allows computation with occasional erroneous arithmetic operations [1].
- · Trading correctness of circuit operations for significant power saving.



II. Previous probabilistic ripple-carry adder (PRCA) model [2] is inaccurate, as shown by HSPICE simulation.



V. References

Palem, "Energy aware computing through probabilistic switching: a study of limits," IEEE Transactions on Computers, vol. 54, no. 9, pp. 1123-1137, 2005.
George et al., "Probabilistic arithmetic and energy efficient embedded signal processing," Proceedings of CASES 2006, pp. 158-168, 2006.
Lau et al., "Modeling of probabilistic ripple-carry adders," Proceedings of DELTA 2010.

Nanyang Technological University, 50 Nanyang Avenue, Singapore 639798, www.ntu.edu.s