### Weak PUF vs Strong PUF

The distinction is rooted in the security properties of their challenge-response pairs

One definition of a **Strong PUF**:

Even after giving a adversary access to the PUF instance for a *prolonged period* of time, it is still possible to come up with a challenge that with high probability, the adversary **does not know the response** 

exponential in n

) (do any exist?

This implies that

• The PUF has a very large challenge space, otherwise the adversary can simply query the PUF with all challenges to learn its complete CRP behavior

• It is infeasible to build an accurate model of the PUF using only a subset of CRPs to 'train' the model, as a means of learning its complete CRP behavior

PUFs which do not meet these requirements are called **Weak PUFs**In the limit, some PUFs have only a single challenge and are called *physically*obfuscated key or POK

We discussed the SRAM PUF earlier that has only one challenge at a time

No instruction or ne provided to raid/write Store Keysoner encrypted Dinto NVM Store Count encrypted Dinto NVM (cont) ency, keypaf to

Identification

The PUF can be used to generate a 'serial number' to identify and/or track parts through manufacturing (the original proposed use by Keith Loftstrom in 1999!)

For manufacturing, *uniqueness* is the most important metric A *weak PUF* is sufficient for this type of *low security* application

Reliability is not a concern as long as

- Bit flip errors are infrequent, i.e.,  $\overline{HD_{intra}}$  is relatively small, otherwise the probability of 'aliasing' gets unacceptably large
- It is possible to use a 'fuzzy match' criteria after the identifier is generated

### Authentication

The PUF is used to securely identify the chip in which it is embedded to an authority through corroborative evidence

As we will see when we discuss authentication scenarios, a *strong PUF* is best, particularly when the device is resource-constrained

Also, the **challenge-response** form of authentication implemented by strong PUFs is considered **strong**, in contrast to weak forms of authentication, e.g., passwords

Note that in contrast to encryption discussed below, the PUF inputs and outputs are **exposed** (to different degrees depending on the authentication scheme)

This makes the PUF more *accessible* (and vulnerable) to adversaries, and enables **model-building** attacks

There is a rapidly growing need for hardware-based authentication, e.g., in the supply chain, in the field (electronic voting machines) and for IoT devices

For the supply chain, the PUF is an important new security primitive that can address threats related to

- IC theft
- IC reuse
- Malicious substitution (hardware Trojans)
- Reverse engineering and cloning

The same is true for 'in the field' authentication, particularly with IoT devices which are vulnerable to physical attacks and are resource-constrained

All three statistical metrics, i.e., uniqueness, randomness and reliability, are important for authentication

Some simple schemes relax the reliability metric as we will see

Why use PUFs for authentication?

- They can **eliminate** the requirement for **NVM**, a real cost benefit for resourcecon- strained devices
- They can potentially provide a **very large number of CRPs**, i.e., a much larger source of entropy when compared to an NVM
- They are tamper-evident, making it more difficult for adversaries to physically probe the device to steal the secrets
- They can be designed to **never reveal their secrets**, i.e., even the manufacturer does not have knowledge of the <u>embedded secrets</u>
- They can be used to provide a **stronger challenge-response form of** authentication

• Encryption

The PUF is used to generate

- A key for symmetric encryption algorithms
- A random *nonce* that can be used to select a specific public-private key pair for asymmetric encryption

In typical encryption applications, the key is not revealed outside the chip and therefore, a *weak PUF* can be used (although a strong PUF is better here too)

The *inaccessability* of the PUF responses makes model-building impossible

However, recent work shows that power analysis attacks can be used to enable model-building, which argues in favor of using strong PUFs for encryption too

Unfortunately, in contrast to authentication schemes, **tolerance to bit flip errors is 0**Even a difference of 1 bit in a 256-bit key completely wrecks communication between parties because of the avalanche effect

Physical Unclonable Functions II

ECE 525

# **PUF Usage Scenarios**

In summary

• All three applications require uniqueness

a) Authontication Encryption

• Identification:

PUF bitstrings must be large enough to suit the # of chips in the population

HD<sub>intra</sub> can be > 0 but bear in mind, this reduces the number of unique IDs that can be generated and used

- Authentication: Add *randomness* as a critical metric

  Having a very large CRP space prevents adversaries from reading them all out
  and building a clone, and prevents them from succeeding at model-building
- Encryption: Adds both *randomness* and *reliability* as critical metrics

  Having a large number of CRPs is **not necessary** in cases where only a single key (or small number of keys) need to be generated over lifetime of chip

HD<sub>intra</sub> must be zero, which requires error correction or error avoidance

# **PUF Implementations**

There are MANY PUF implementations that have been proposed

A rough characterization is as follows:

• *Delay-based PUFs*:

Delays along 'matched' paths (Arbiter)

Ring Oscillator frequencies

Glitches produced along paths within a functional unit

Delays along glitch-free paths within a functional unit (HELP)

• Bi-stable PUFs:

**SRAM** 

Butterfly, Buskeepers


FFs and Latches



Transistor threshold voltage/transconductance

Dynamic/leakage current

Resistance/Capacitance




A specialized structure implements **two paths**, each of which can be individually configured using a set of *challenge bits* 

Each of the challenge bits controls a 'Switch box', that can be configured in either pass mode and switch mode

Pass mode connects the upper and lower path inputs to the corresponding upper and lower path outputs, while switch mode flips the connections

A stimulus, represented as a rising edge, *cause two edges to propagate* along the two paths configured by the challenge bits




The faster path *controls the value stored* in the **Arbiter** located on the right side of the figure

If the propagating rising edge on the upper input to the Arbiter arrives first, the response bit output becomes a '0', otherwise a '1'

The switch boxes are designed **identically** as a means of avoiding any type of *system-atic bias* in the delays of the two paths

Within-die process variations change the delay through the switch boxes, which makes each instance of the Arbiter PUF unique




It is clear that the arbiter PUF has an exponential number of input challenges

In particular, 2<sup>n</sup> with n representing the number of switch boxes

However, the **total amount of entropy** is relatively small

For *n* equal to 128, the total number of path segments that can vary individually from one instance to another is 4\*128 = 512

The exponential number of challenges simply combine the entropy in different ways Although the Arbiter PUF is considered a strong PUF, researchers have 'broken' it using model building many times



The metastable condition eventually resolves, but the response bit in this case is **not** stable

In other words, repeating the challenge will produce different responses

The number of challenges that produce *metastable* (noisy) bits increases when temperature and supply voltage are varied

# **Model Building**

The number of individual sources of entropy in the Arbiter is only linear with nTherefore, **dependencies must exist** among the  $2^n$  challenges and response bits

For example, if it were possible for the adversary to learn the *individual path segment delays*, then the PUF is no longer needed to predict the responses

Modeling attacks leverage a simple **additive delay model** where the delay of the entire path is equal to the sum of the individual segment delays

By strategically selecting CRPs, *machine-learning* techniques can quickly determine the **relative delays** through each switch box

Machine-learning techniques include artificial neural networks (ANNs), supportvector machines (SVMs), genetic algorithms and decision trees

Goal is deduce the relationship of segment delays using as few CRPs as possible

A PUF is  $(p_{model}, q_{train})$ -modelable if known modeling attacks exist which have a successful prediction rate of  $p_{model}$  after training with  $q_{train}$  CRPs


### Arbiter PUF Evolution

Early examples in the literature on ASIC implementations show

- $HD_{intra}$  of 4.82% with a temperature range of 25°C to 67°C •  $HD_{inter}$  of 23% Not IPV Soud  $\Rightarrow$  Not IPV Vando  $\Rightarrow$
- SVM-based machine learning attack produced ( $p_{model} = 96.45\%$ ,  $q_{train} = 5000$ ), which indicates the implementation is not secure

All subsequent work attempt to make model-building attacks more difficult by:

- Introducing **non-linearities**, i.e., *feed-forward* and *XOR-mixed* versions
- Obfuscating the challenges to the PUF and the responses from the PUF




# **Ring Oscillator PUF**

The **RO PUF** is also a *delay-based PUF* but the configuration and measurement technique are different from the Arbiter PUF

• An odd number of inverters are connected in a ring, which causes an edge to circu- late continuously

• The Arbiter is replaced by a counter on odb # of in vortors




By enabling the RO for a fixed  $\Delta t$ , the frequency of the RO is reflected in the count, and is given by count/ $\Delta t$ 

But since  $\Delta t$  is constant for all RO testing, the digital count value can be used instead

The proof of the

Speed ~ Volt.

Similar to the Arbiter PUF, a <u>differential frequency post-processing</u> scheme is typically used to compensate for temperature/supply voltage variations



Here, a pair of ROs are selected to drive 2 separate counters


TV variations change the frequencies of both ROs in a similar fashion, significantly improving the *reliability* of the RO PUF

The RO PUF is a weak PUF

Assuming any RO can be paired with any other, we have  $\overline{n(n-1)/2}$  pairings

Remember, model-building is not applicable to weak PUFs because it is possible to read out all possible bitstrings when the number is limited to  $n^2$ 









From Maes text







However, not all these pairing produce independent evaluations




Therefore, the third response bit is dependent on the previous 2 bits

The true amount of entropy is a function of the number of **possible ordering** of n frequencies, which is n!

Assuming each ordering is IID, the max. number of independent comparisons  $\sqrt{n} = \sqrt{0} \quad \text{Vire Scillators}$ 





**Lehmer-Gray encoding** has been proposed to optimize entropy and nearly achieves the maximum  $log_2(n!)$  number of independent response bits


The cost is increased processing complexity

Abow-overhead strategy for dealing with dependencies is to use each RO in only one comparison

This strategy is not optimal, however, in utilizing the available entropy, reducing the number of generated response bits to n/2

# **Metal Resistance PUF**

The metal PUF measures voltage drops across polysilicon wires, metal wires and vias as the source of entropy




An SMC cell from a larger array is selected using column and row select signals


Once selected, a Stimulus-Measure-Circuit (SMC) enables a *shorting transistor* (stimulus) which creates a voltage drop across the poly-metal-via stack

Two 'pass gates' are also enabled that allow voltages to be sensed and measured


Lide istance



# **Voltage-to-digital-converter (VDC)**




Layout of the PUF Engine, VDC and SMC array IP block



### **Metal Resistance PUF**

Similar to the RO bit generation method, the algorithm used for the metal PUF creates TC differences (TCDs) by randomly selecting pairs of TCs from the distribution



Regeneration in red and blue bit = 1  $Th_{L}$  bit = 0 0 bit number 5000


J. Ju, R. Chakraborty, C. Lamech and J. Plusquellic, "Stability Analysis of a Physical Unclonable Function based on Metal Resistance Variations", HOST, 2013.

An **error avoidance** scheme is proposed that creates **two thresholds** around the mean of the TCD distribution

TCDs around the mean are unstable and are not permitted to generate a bit in the bitstring/key

\( \lambda \

The red and blue TCDs illustrate that TV-noise-related variations during regeneration are small enough to prevent bit flip errors




In it possible to build a model for a put whan export tial challer col relationship Similiar to how a PRNE conversed to be modelled in polynomial to possible to store

# The Billion Dollar PUF Question

- Can the underlying physics of a PUF be harnessed to provide the following
  - An exponentially large (as opposed to polynomial) challenge-response space
  - Statistically reliable responses which can be utilized for cryptography
    - Authentication
    - Encryption
  - Sufficient sizes of "n" such that an adversary cannot carry out brute-force attacks successfully
  - Physical characteristics that do not allow model building or machine learning techniques to reduce the search space from exponential to polynomial

### Hardware Embedded Delay PUF (HELP)

HELP measures path delays in an on-chip functional unit, e.g., AES, and leverages random within-die variations in propagation delay as a source of entropy



HELP can be described entirely in an HDL, and therefore can be implemented on FPGAs

The functional unit (entropy source) is implemented using a specialized logic style

that is hazard-free) i.e., no slitches, i.e., for each laurch
This ensures paths remain stable, and can be timed accurately, as TV conditionscripture


modernto be either no transition

HELP is a STRONG PUF and is capable of generating a large # of random bitstrings

ECE UNM 26 (2/7/18)

## Hardware Embedded Delay PUF (HELP)

HELP uses a *launch-capture* timing mechanism to obtain high-resolution path delay values for combinational logic paths




Path delays can be measured using a **clock strobing** method Or using an alternative *flash ADC* method that also works well


The *fine phase shift* feature within modern *digital clock managers* (DCMs) can be used to incrementally tune a capture clock,  $Clk_2$ , in a series of launch-capture tests

The integer-based *fine phase shift* value is used as the digitized path delay

# **HELP Experiments and Features**

We implemented HELP on a Xilinx Zynq 7020 and tested 20 chips, with 25 copies of HELP implemented in different locations (but 'fixed') on each of the chips





23 ×8 million

The total number of paths in the AES functional unit is approx. 8 million (4 million rising paths and 4 million falling paths)

This large # is the first important characteristic that makes HELP a strong PUF


Other features are related to its multi-dimensional CRP space which includes:

- Parameters including two LFSR seeds,  $\mu_{ref}$  and  $Rng_{ref}$ , a Modulus and Margin
- The full set of two vector sequences, Path-Select masks and Distribution Effect

0+ AES func. unit

### **HELP Processing Steps**

STEP 1: Apply a set of challenges to generate 2048 rising path delays (called PNR) and 2048 falling path delays (called PNF), with PN for PUFNumber





Changes in TV conditions *shift* and *scale* the digitized path delays


These digitized path delays are processed as a group, NOT individually as is true of all other PUFs, i.e., no bits are generated until all group processing is complete

**HELP Processing Steps** 

STEP 2: Create unique pairing of rising and falling path delays using two 11-bit LFSRs, to create PN Differences or PND







Shifting and scaling of entire distribution is exacerbated, but TV variations are reduced (partially compensated for) in the individual PND b/c of common mode V (yellow)

LFSR seeds expand the response space of HELP and allow up to  $n^2$  bits to be generated from n PNR and n PNF

As we will see later, a **Modulus** operation nearly eliminates the classical *dependencies* that exist when PN are reused

(1) (on sibor that there are (i) One could choose two = (3) 4096 (4095) = (for n=2048) = 2n(2n-1) = n(2n-1)=

(ii) By (Loosing from a bucket of 2048 ANK

and another bucket of 2048 PNFs, avoid

the RO Frequency problem (Lethner-Griffet)


resulting in 2048 (omb = n2 < (2n2-n)

(iv) each LFSR has 11 bits = 2048

and sequences through the full state space (1) details regarding how the LFSP prick from the PNF, PNR buckets are skipped

### **HELP Processing Steps**

Illustration of one PNR and one PNF, collected across 12 TV corners (x-axis) and 500 chips-instances (y-axis)



Single PNR/PNF illustrate that shifting and scaling is significant, while PND in right plot show reduced *jig-saw* pattern


Goal is to have *flat horizontal* lines, i.e., all TV corners produce same PND

The data from the 25 instances from Chip<sub>20</sub> are highlighted in red to illustrate performance similarities

The large spread along *y-axis* is largely due to *chip-to-chip* variations

### **Hardware Embedded Delay PUF (HELP)**

HELP measures path delays in an on-chip functional unit, e.g., AES, and leverages random within-die variations in propagation delay as a source of entropy



HELP can be described entirely in an HDL, and therefore can be implemented on FPGAs

The functional unit (entropy source) is implemented using a specialized logic style that is **hazard-free** 

This ensures paths remain *stable*, and can be timed accurately, as TV conditions vary

HELP is a STRONG PUF and is capable of generating a large # of random bitstrings

ECE 525

# **HELP Processing Steps**

Its clear that the difference operation is NOT able to remove all of the path delay variation introduced by TV-noise

STEP 3: Apply TVCompensation (TVComp) to remove remaining TV-noise


$$zval_{i} = \frac{(PND_{i} - \mu_{chip})}{Rng_{chip}}$$


$$PND_{g} = zval_{i}Rng_{ref} + \mu_{ref}$$


The  $\mu_{chip}$  and  $Rng_{chip}$  are computed from a histogram distribution

The *ref* values are *user-specified* parameters

TVComp creates a histogram distribution of PND, and then scales and shifts the path delay distribution to a *reference* distribution







The *reference* distribution values **expand** the response space of HELP in a similar fashion to the 2 LFSR seeds used to create the PND from the PNR and PNF

massage

J PECE UNMES THIS


erocessing

Large the

(2/7/18)

# **HELP Processing Steps**

TVComp ELIMINATES all chip-to-chip variations, but preserves within-die varia-



This fact is illustrated on the right with  $PND_c$ , which show the data from the 25 instances from Chip<sub>20</sub> now distributed across entire range of y-axis

In contrast to the grouping of Chip<sub>20</sub> data on the left, which shows similar performance among the different instances, as expected b/c data is from same chip


clearly, delay)
noully alway be sve SVPal

### **HELP Processing Steps**

The PND<sub>c</sub>, although compensated for TV variations, still possess path length bias

Bias is delt with in two ways, first by optionally applying an *Offset* (for fine tuning) and then using a coarse-grained *Modulus* operation

STEP 4: Add server-computed Offsets (computed using enrollment data) and then apply a Modulus operation to remove path length bias




Offsets are computed from the **median of the chip population** and are added to each PND<sub>c</sub>, which shifts pop. to a multiple of 10 and then a **Modulus** of 20 is applied

The PND<sub>c</sub> with offsets are called  $PND_{co}$  and the final values are called  $modPND_{co}$ 

### **HELP Processing Steps**

STEP 5: Bitstring generation uses a Margin parameter, that implements a bit-flip avoidance reliability-enhancing scheme




We call this the <u>Single Helper Data</u> scheme b/c the <u>Margin scheme</u> is run only by the token during enrollment

We call this the <u>Single Helper Data</u> scheme b/c the <u>Margin scheme</u> is run only by the

We also have a *Dual Helper Data* scheme that combines helper data generated by both the token and server

We have a suite of reliability-enhancing schemes for stand-alone (no server) applications, e.g., key-encryption-key (**KEK**) mode



### **HELP Area Overhead**

|  | ,   |       |        |      |
|--|-----|-------|--------|------|
| HELP Module                                      | MUX | Carry | (LUTs) | FFs  |
| PUF: CollectPNs                                  | 15  | 9     | 288    | 79   |
| PUF: ComputeModulus                              | 0   | 18    | 194    | 67   |
| PUF: ComputePNDiffs                              | 0   | 27    | 212    | 101  |
| PUF: DataTransferIn                              | 8   | 4     | 513    | 202  |
| PUF: DataTransferOut                             | 0   | 0     | 12     | 10   |
| PUF: DualHelpBitGen                              | 4   | 31    | 346    | 117  |
| PUF: EvalMod                                     | 96  | 0     | 299    | 773  |
| PUF: Entropy Source: (sbox-mixedcol) (nets 3564) | 0   | 0     | 3365   | 128  |
| PUF: LaunchCaptureEngine                         | 0   | 0     | 78     | 11   |
| PUF: LCTest_Driver                               | 1   | 7     | 40     | 17   |
| PUF: LoadUnLoadMem                               | 0   | 6     | 72     | 19   |
| MstCtrl: Master State Machine                    | 15  | 38    | 342    | 85   |
| PUF: PhaseAdjust                                 | 0   | 7     | 58     | 30   |
| PUF: SingleHelpBitGen                            | 0   | 20    | 310    | 98   |
| PUF: SecureKeyEncoder (SKE)                      | 0   | 15    | 303    | 122  |
| PUF: TVComp                                      | 0   | 49    | 421    | 155  |
| Totals   | 139 | 231   | 6855   | 2014 |

Additional resources include 1 MMCM, a 16 KB BRAM and a 24-bit multiplier

Note that this implementation of HELP includes all four functions, including *token* authentication, verifier authentication, session encryption and KEK

Versions dedicated to one function would be smaller in size